PTO/SB/08a (08-03)
Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet 1 of 1

Complete if Known	
Application Number	10/602,020
Filing Date	June 24, 203
First Named Inventor	Frederic Reblewski
Art Unit	2123 ~~2128~~
Examiner Name	TBA
Attorney Docket Number	003921.00135

U.S. PATENT DOCUMENTS

Examiner Initials *	Cite No.[1]	Document Number Number - Kind Code[2] (*if known*)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
AH		US- 6,473,726	10-29-2002	Reblewski	
		US-6,265,894	07-24-2001	Reblewski et al.	
		US- 6,184,707	02-06-2001	Norman et al.	
		US- 5,821,773	10-13-1998	Norman et al.	
		US- 5,777,489	07-07-1998	Barbier et al.	
		US- 5,109,353	04-28-1992	Sample et al.	
AH		US- 5,036,473	07-30-1991	Butts et al.	

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Cite No.[1]	Foreign Patent Document Country Code[3] - Number[4] - Kind Code[5] (*if known*)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T[6]
AH		WO 94/06210	03-17-1994	Prabhakar Goel		
AH		EP 0 651 343	05-03-95	Quickturn Systems, Inc.		

NON PATENT LITERATURE DOCUMENTS

Examiner Initials *	Cite No.[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T[2]
AH		CHARLES CLOS, "A Study of Non-Blocking Switching Networks", The Bell System Technical Journal, March 1953, pages 406-424	
		WERNER ERHARD et al., "First Steps towards a Reconfigurable Asynchronous System", Friedrich-Schiller University Jena, Department of Computer Science, IEEE International Workshop on Rapid System Prototyping, June 1999, pages 28-31	
		FATIH KOCAN et al., "Concurrent D-Algorithm on Reconfigurable Hardware", IEEE 1999, pages 152-155	
		JACK JEAN et al., "Dynamic Reconfiguration to Support Concurrent Applications", IEEE Transactions Of Computers, Vol. 48, No. 6, June 1999, pages 591-602	
		BERNARD BOSI et al., "Reconfigurable Pipelined 2-D Convolvers for Fast Digital Signal Processing", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 7, No. 3, September 1999, pages 299-308	
		A. EJNIOUI et al., "Design Partitioning on Single-Chip Emulation Systems", Center for Microelectronics Research, Dept. of CSE, University of South Florida, 13th International Conference on VLSI Design, 2000, pages 234-239	
		GREG SNIDER, "The Teramac Compiler", Hewlett-Packard, 1998, pages 1-51	
		Xilinix, "Programmable Gate Array Design Handbook", First Edition, 1988, pages I-A10	
AH		JONATHAN BABB, et al., "Logic Emulation with Virtual Wires", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, June 1997, pages 1-20	

Examiner Signature	Dinesh Dasent	Date Considered	1/9/06

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional). [2] See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [5] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6] Applicant is to place a check mark here if English language Translation is attached.